Description: Multi-Net Optimization of VLSI Interconnect Please note: this item is printed on demand and will take extra time before it can be dispatched to you (up to 20 working days). Author(s): Konstantin Moiseev, Avinoam Kolodny, Shmuel Wimer Format: Hardback Publisher: Springer-Verlag New York Inc., United States Imprint: Springer-Verlag New York Inc. ISBN-13: 9781461408208, 978-1461408208 Synopsis This book covers layout design and layout migration methodologies for optimizing multi-net wire structures in advanced VLSI interconnects. Scaling-dependent models for interconnect power, interconnect delay and crosstalk noise are covered in depth, and several design optimization problems are addressed, such as minimization of interconnect power under delay constraints, or design for minimal delay in wire bundles within a given routing area. A handy reference or a guide for design methodologies and layout automation techniques, this book provides a foundation for physical design challenges of interconnect in advanced integrated circuits.
Price: 70.18 GBP
Location: Aldershot
End Time: 2024-12-29T09:09:35.000Z
Shipping Cost: 36.44 GBP
Product Images
Item Specifics
Return postage will be paid by: Buyer
Returns Accepted: Returns Accepted
After receiving the item, your buyer should cancel the purchase within: 60 days
Return policy details:
Book Title: Multi-Net Optimization of VLSI Interconnect
Number of Pages: 233 Pages
Language: English
Publication Name: Multi-Net Optimization of Vlsi Interconnect
Publisher: Springer-Verlag New York Inc.
Publication Year: 2014
Subject: Engineering & Technology, Computer Science, Physics
Item Height: 235 mm
Item Weight: 5486 g
Type: Textbook
Author: Avinoam Kolodny, Shmuel Wimer, Konstantin Moiseev
Item Width: 155 mm
Format: Hardcover